Digital Fractional-N PLLs allows easy cancellation of ΔΣ quantization noise and spurs [1] , [2] . However, the actual results depend dramatically on the linearity of the time-to-digital converter (TDC). This paper presents a 3MHz bandwidth fractional-N synthesizer, which combines a 4ps TDC with digital linearization algorithm and a feedback phase interpolator with mismatch cancellation algorithm. In contrast to other TDC linearization approaches [3] , this structure allows multiplier-free computations, fast and accurate spur cancellation, as well as digital post-cancellation of phase errors induced by the phase interpolator mismatches, avoiding more complex calibration loops [4] . Figure 26 .5.1 shows the schematic of the PLL. Plain implementations of digital fractional-N PLLs normally require 9 to 10b TDCs. The resolution needs to be as low as few ps to keep the flat region of the PLL spectrum below -100dBc/Hz while the range has to cover few ns to track the time dither induced by the ΔΣ modulator driving the frequency divider (i.e. 7 VCO periods for a typical MASH 1-1-1 ΔΣ, as in [1] and [2]). Such a wide dynamic range typically translates into poor linearity. To shrink the required dynamic range, the fractional divider is implemented as a cascade of a programmable divider and a 4b phase interpolator. The latter being a regulated delay line shown in Fig. 26 .5.2, where an all-digital bang-bang servo loop forces the delay between P 0 and P 16 edges to be equal to the VCO period T vco . For sake of simplicity, let us initially assume that s(k) is always 0. The phase selection signal a(k) increments by N pi at each step and, when the modulo-16 accumulator overflows, its carry is added to the integer N div . The division factor results (N div +N pi /16), with ideally zero time error at the TDC input, allowing output resolution of f ref /16 with no fractional quantization spur. The frequency resolution is further increased by dithering N pi by means of s(k), i.e. the binary output of a 1 st order 16b ΔΣ. The resulting fractional part of the division factor is N pi /16+N sd /2 20 and the peak-to-peak amplitude of the periodic jitter induced by the ΔΣ is T vco /16 (i.e. about 21 ps for a 3GHz signal). Thanks to the adoption of the phase interpolator and of the 1 st order ΔΣ, a 4b TDC is sufficient to cover the input jitter and to achieve ps resolution over process corners.
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To cancel out the periodic jitter induced by the ΔΣ for non-zero N sd , and the resulting fractional spurs, the digital algorithm described in [1] has been employed. However, as shown in Fig. 26 .5.3, a nonlinear TDC distorts the periodic phase-error ramp v(k), while the digital cancellation block in parallel to the TDC subtracts the ideal undistorted ramp. In practice, the quantization error leaks partially at the output u(k) of the cancellation block and residual fractional spurs appear in the output spectrum. The implemented 4b TDC employs the parallel architecture depicted in Fig. 26 .5.3, where 16 delay stages have delay controllable by 16 switched MOS capacitors each. In this way, the 16 delays are linearly scaled with a minimum time difference of 4ps, below one gate delay. The major source of TDC nonlinearity is the delay block and the flip-flop mismatches. Performance are however improved by exploiting a dynamic element matching (DEM), enabled by the parallel structure: A 32b butterfly randomizer shuffles the delays and assigns each delay value to a different line at each conversion cycle. The resulting TDC characteristic is linearized, while mismatches appear as random noise at the output. The other relevant source of spur is the mismatch between the elements of the delay line, used as phase interpolator. A digital algorithm that cancels the effect of these mismatches is implemented with the adaptive filter in Fig. 26 .5.4. Each time P i is selected, its mismatch causes the same error ε i at u(k). Thus, u(k) is routed to the i-th path of the filter at each selection of P i , where the accumulator in feedback cancels the dc signal ε i . This would add a zero at dc to the open-loop gain, which is avoided by subtracting e(k)/16 from each accumulator at every clock cycle.
The LC VCO employs a bank of 20 switched metal-metal capacitors for coarse tuning and a single MOS varactor for fine tuning. As shown in Fig. 26 .5.1, one varactor terminal is controlled by a passive 6b DAC and the other one is dithered by a 1 st order ΔΣ modulator, after 12MHz-bandwidth RC filtering. Thanks to the adoption of this tuning scheme, in locked state, the VCO frequency is dithered between two single frequencies, so to eliminate the effects of DCO nonlinearity and to reduce switching noise. The modulator clock is raised to 320MHz, in order to push its quantization noise at higher frequencies. Instead of being generated by frequency division of the VCO output as in [5] , the clock is derived from the 40MHz reference by a digital bang-bang integer-N PLL (X8). This choice allows the adoption of a single clock domain in the digital core, which eases the synthesis.
The synthesizer was implemented in a 65nm mixed-signal CMOS process and has a core area of 0.4mm 2 (a die photograph is shown in Fig. 26.5.7) . The circuit synthesizes frequencies between 3.0 and 3.6GHz from a 40MHz reference. The same 1.2V supply is shared by all the analog blocks, without voltage regulators and with moderate decoupling capacitor (100pF). Supply-coupled disturbances are reduced by adopting source-coupled instead of CMOS logic in all analog blocks. A separate voltage supply is used for the digital core. Power consumption excluding pad drivers is 80mW, whose main contributors are TDC (24%) and fractional divider (63%). Figure 26 .5.5 shows the measured output phase spectra, before and after the application of the proposed solutions, and corresponding to division factor 90+9/16+1473/2 20 , i.e. with fractional spurs falling within the PLL bandwidth and not attenuated by the loop filter. Spectrum A was obtained when no digital correction is used. It shows two large dominant spurs at 899kHz and 2.12MHz, generated by ΔΣ quantization error and phase interpolator mismatches, respectively. In Spectrum B, obtained after the activation of the quantization spur cancellation block, the 899kHz in-band fractional spur is attenuated from -24 to -39dBc. DEM activation further reduces that spur to -56dBc (Spectrum C). The activation of the phase-interpolator-mismatch cancellation block eventually brings the 2.12MHz spur from -44 to below -68dBc (Spectrum D). The application of the three digital correctors lowers all the spurs below -57dBc. This is the highest spur, observed with carrier spanning 3.613 to 3.615GHz (ΔΣ modulator range) in increments of 250kHz and 3.583 to 3.623GHz (phase interpolator range) in increments of 5MHz. The measured phase spectrum in Fig. 26 
